

Design of a CMOS integrated on-chip oscilloscope for spin wave characterization

Eugen Egel  ; Christian Meier  ; György Csaba  ; Stephan Breitzkreutz-von Gamm



AIP Advances 7, 056016 (2017)
<https://doi.org/10.1063/1.4975367>



Articles You May Be Interested In

Design of a 40-nm CMOS integrated on-chip oscilloscope for 5-50 GHz spin wave characterization

AIP Advances (December 2017)

Modify two stage OPAMP based on offset constellation technique

AIP Conf. Proc. (March 2023)

A new fault diagnosis approach for analog circuits based on spectrum image and feature weighted kernel Fisher discriminant analysis

Rev. Sci. Instrum. (July 2018)

AIP Advances

Why Publish With Us?



19 DAYS
average time
to 1st decision



500+ VIEWS
per article (average)



INCLUSIVE
scope

[Learn More](#)



Design of a CMOS integrated on-chip oscilloscope for spin wave characterization

Eugen Egel,^{1,a} Christian Meier,¹ György Csaba,²
and Stephan Breitzkreutz-von Gamm¹

¹*Institute for Technical Electronics, Technical University of Munich, Munich, Germany*

²*Center for Nano Science and Technology, University of Notre Dame, Notre Dame, Indiana, USA*

(Presented 4 November 2016; received 23 September 2016; accepted 6 November 2016;
published online 31 January 2017)

Spin waves can perform some optically-inspired computing algorithms, e.g. the Fourier transform, directly than it is done with the CMOS logic. This article describes a new approach for on-chip characterization of spin wave based devices. The readout circuitry for the spin waves is simulated with 65-nm CMOS technology models. Commonly used circuits for Radio Frequency (RF) receivers are implemented to detect a sinusoidal ultra-wideband (5-50 GHz) signal with an amplitude of at least 15 μV picked up by a loop antenna. First, the RF signal is amplified by a Low Noise Amplifier (LNA). Then, it is down-converted by a mixer to Intermediate Frequency (IF). Finally, an Operational Amplifier (OpAmp) brings the IF signal to higher voltages (50-300 mV). The estimated power consumption and the required area of the readout circuit is approximately 55.5 mW and 0.168 mm², respectively. The proposed On-Chip Oscilloscope (OCO) is highly suitable for on-chip spin wave characterization regarding the frequency, amplitude change and phase information. It offers an integrated low power alternative to current spin wave detecting systems. © 2017 Author(s). All article content, except where otherwise noted, is licensed under a Creative Commons Attribution (CC BY) license (<http://creativecommons.org/licenses/by/4.0/>). [<http://dx.doi.org/10.1063/1.4975367>]

I. INTRODUCTION

Spin wave based devices, one of the promising candidates for beyond-CMOS computing, provide both Boolean and non-Boolean data processing for high-frequency and low power applications.¹⁻⁴ An energy efficient way to perform a Fourier transform can be realized with the spin wave lens by varying the applied magnetic field in a bi-convex manner.¹ Before the spin wave devices become practically useful more investigation of the spin wave characteristics has to be done.

Spin wave devices inherently operate at high frequencies (5-50 GHz),⁵ which makes signal processing faster but complicates the analysis of the measured signal. Current spin wave detectors require external network analyzers connected to wave guides. However, on-chip sensing is still necessary for practical applications. Due to the integration challenge of the whole system, on-chip sensing of the spin waves has not been demonstrated yet.

Here we show a concept of the CMOS integrated On-Chip Oscilloscope (OCO) containing a suitable sensor and readout circuit, simulated in 65-nm CMOS technology, to detect and characterize spin-waves in the 5-50 GHz range (Figure 1a). On the long run the integrated characterization of the spin waves can be tailored for a low power and low cost alternative compared to currently used spin wave detecting systems.

This paper is organized as follows. First, we describe the modeled loop antenna, as a spin wave detector, in Section II. The on-chip readout circuitry for spin wave characterization is presented in Section III. Here we show the simulation results and the implemented circuit topologies of the LNA,

^aElectronic mail: eugen.egel@tum.de






FIG. 1. Concept of the spin wave on-chip detection developed in 65-nm CMOS technology and equivalent circuit model of the antenna (a). SNR of the antenna depending on its size and the OpAmp bandwidth (b).

mixer and Operational Amplifier (OpAmp). In Section IV we discuss the concept for integrated characterization of the spin wave devices and summarize the paper.

II. LOOP ANTENNA AS A SPIN WAVE SENSING ELEMENT

There are several spin wave sensors such as Giant Magnetoresistance (GMR) or Tunnel Magnetoresistance (TMR) devices. We pursue the realization with the integrated loop antennas, since they provide a low resistivity (50Ω) and a scalable sensing area. The restriction for the antenna size would be half of the spin wavelength. The loop antenna can be located above or below an insulating magnetic medium such as Yttrium-Iron-Garnet (YIG).⁵ The equivalent circuit model of the loop antenna, required for a simulation of the whole system, is depicted in Figure 1a. We use an approach described in⁶ to figure out the serial resistance and inductance of the loop antenna.

Micro magnetic simulations, using OOMMF,^{7,8} (Figure 1b) indicate that an antenna with an area of $1 \mu\text{m}^2$ can recover signals, restricted to a 100 MHz bandwidth, at an amplitude of a few tens microvolts (-80 to -90 dBm) and with a signal-to-noise ratio of 20-40 dB. The thermal agitation of the magnetic moments is negligible compared to the thermal noise of the 50Ω loop resistance, since the equivalent resistance of the magnetic noise is in the range of $1 \text{ m}\Omega$.⁵

III. CONCEPT FOR SPIN WAVE ON-CHIP DETECTION

Our concept of the on-chip spin wave sensing is based on widely used RF receivers. The readout circuitry is depicted in Figure 1a. The spin wave signal, generated by the spin wave device, is picked up by the loop antenna, that is integrated in the top metal layer. The electrical signal induced in the




FIG. 2. Simulated gain of the LNA, mixer and OpAmp.




FIG. 3. Topology of the LNA with a 20 dB gain between 10-40 GHz.

loop antenna is amplified by an ultra-wideband LNA, which amplifies the signal by 20 dB in the 10-40 GHz frequency range (Figure 2). Based on the approach of,⁹ a relatively flat gain of the LNA is achieved with an inductive peaking technique, consisting of three amplifying stages with shifted center frequency. The topology of the developed LNA and the dimensions of its components are presented in Figure 3. The estimated power consumption and area of the LNA are equal to 41.8 mW and 0.143 mm², respectively. Of this area, about 95% is attributed to the inductors.

In order to enhance the amplified RF signal to reasonably high voltage values, first it has to be down-converted by a mixer to lower IF, i.e. multiplication of both the RF and Local Oscillator (LO) signals in the time domain or convolution in the frequency domain. For the mixer we have achieved a Conversion Gain (CG) of 9 dB at 5 GHz attenuating to 1 dB at 50 GHz (Figure 2). To have a more flat curve of the CG in the band of interest, the area hungry inductors can be implemented for compensating the parasitic capacitances of the transistors. The topology of the designed mixer is shown in Figure 4a, which has been already realized by¹⁰ in 0.13-μm CMOS technology. For the power consumption of the mixer we calculated 10.4 mW. The area, without taking the ideal baluns into account, is 1.12×10⁻³ mm².

For the above mentioned down-conversion, the mixer needs a LO signal. By sweeping the LO frequency and observing the IF signal, the frequency of the RF signal is detected. In our simulations we used an ideal voltage source for generating the LO signal. However, one can implement a digitally tunable on-chip frequency synthesizer as described in,¹¹ which consumes 3.3 mW and 24.6×10⁻³ mm².

The output signal of the mixer contains both high and low frequency components (Figure 5a), due to a multiplication of the periodic RF and LO signals in the time domain or a convolution




FIG. 4. Topology of the developed mixer (a) and operational amplifier (b).




FIG. 5. Transient response (a) and frequency response (b) of the mixer and operational amplifier output signals.

in the frequency domain. By applying the IF signal to the OpAmp with a low pass characteristic, the unnecessary high frequency components of the IF signal are filtered out. The topology of the designed two stage OpAmp is sketched in Figure 4b. The OpAmp with a gain higher than 50 dB up to 100 MHz increases the amplitude of the IF signal to higher voltages. Compared to other components, the OpAmp has a relatively lower power consumption of $75.6 \mu\text{W}$ and a smaller chip area of $14.3 \mu\text{m}^2$.

Finally, the amplified signal has to be converted by an Analog-to-Digital Converter (ADC) in order to enable an external or on-chip digital analysis of frequency, amplitude variation and phase information of the spin wave devices. The estimated power consumption and area of the whole readout circuitry is equal to 0.39 mW and 0.17 mm^2 , respectively.

Figure 5a shows the transient analysis of the OpAmp output signal demonstrating the reconstruction of the spin wave signal in the proposed readout circuitry. For the simulation we assumed a sinusoidal signal, induced in the loop antenna, with an amplitude of $30 \mu\text{V}$ and frequency of 20 GHz. The sinusoidal LO signal is set to 1 dBm and 20.05 GHz. The reasonably high amplitude of more than 160 mV and a relatively low frequency of 50 MHz at the fitted output of the OpAmp can easily be read out as shown in Figure 5a.

Figure 5b demonstrates the spectrum of the mixer and OpAmp output signals. The amplification of the low frequency components and damping of the high ones are obvious. Besides, the applied frequency difference between the LO and the RF signal of 50 MHz stands out in the spectrum plot.

The simulation results are valid for room temperature (300 K) with a supply voltage of 1.2 V. For low resistances, nonsalicyded N+ or P+ poly resistor RF models are used. High resistances are simulated with nonsalicide high ρ ($1000 \Omega/\text{sq}$) poly resistor RF models. We use Metal-Insulator-Metal (MIM) RF capacitor models with a p-type substrate underneath. For the initial approximation we used ideal inductors and ideal transformers/baluns in the readout circuitry. Simulations are performed in Cadence Virtuoso with 65-nm technology node, provided by United Microelectronics Corporation (UMC).

IV. DISCUSSION AND CONCLUSION

Spin wave devices are one of the promising candidates for fast yet low power computing and signal processing tasks. The presented OCO is highly suitable for on-chip spin wave characterization and offers an integrated low power alternative to current spin wave detecting systems.

The developed LNA has a gain of 20 dB in the frequency range of 10-40 GHz. The mixer shows a conversion gain of 1-9 dB in the frequency range of 5-50 GHz. The operational amplifier has a gain of 56 dB and a corner frequency of 70 MHz. The total gain of the OCO in the frequency band of interest is between 70 and 85 dB. The signal-to-noise ration at the OpAmp output is equal to 1.25 dB. At the point is worth mentioning that the frequency of the IF signal (50 MHz) still detectable, due to more than 20 dB magnitude difference compared to other frequency components. Total costs for the

readout circuitry are estimated at 55.5 mW and 0.17 mm², which are relatively low for a microwave processing device.

Initial simulations show that integrated on-chip detection of the spin waves is possible and the goal of the realization should be pursued further. However, more investigation is required and the ideal inductor model should be replaced with realistic ones. The frequency dependent inductor values and the parasitic serial resistances can dampen the OCO performance at high frequencies. Moreover, one of the biggest challenges of proposed concept that remains is the realization of the magneto-electric interface.

By using the spin wave devices for on-chip computing at a specific frequency, the readout circuitry can be designed for this certain frequency and optimized further, hence the power and area consumption will decrease even more. Moreover, the OCO could be readily adapted for magneto-resistive or spin hall effect sensing and even simplify its requirements. OCO is simple technique for spin wave characterisation that can be widely used for several applications.

ACKNOWLEDGMENTS

The authors thank C. Yilmaz, S. Kiesel, U. Nurmetov, L. Heiß from TUM and A. Papp, W. Porod from ND for fruitful discussions.

- ¹ G. Csaba, A. Papp, and W. Porod, "Spin-wave based realization of optical computing primitives," *Journal of Applied Physics* **115**, 17C741 (2014).
- ² A. D. Karenowska, A. V. Chumak, A. A. Serga, and B. Hillebrands, "Magnon spintronics," *Handbook of Spintronics* **11**, 1505–1549 (2015).
- ³ A. Kozhevnikov, F. Gertz, G. Dudko, Y. Filimonov, and A. Khitun, "Pattern recognition with magnonic holographic memory device," *Applied Physics Letters* **106**, 10 (2015).
- ⁴ A. V. Chumak, A. A. Serga, and B. Hillebrands, "Magnon transistor for all-magnon data processing," *Nature Communications* **5**, 4700 (2014).
- ⁵ S. Breitzkreutz-von Gamm, W. Porod, and G. Csaba, "Design of on-chip readout circuitry for spin-wave devices," **741**, 142409 (2015).
- ⁶ J. A. Russer, N. Uddin, A. S. Awany, A. Thiede, and P. Russer, "Near-field measurement of stochastic electromagnetic fields," *IEEE Electromagnetic Compatibility Magazine* **4**, 79–85 (2015).
- ⁷ M. Donahue and D. Porter, *OOMMF User's Guide*, Version 1.0, National Institute of Standards and Technology, Gaithersburg, MD, 2009.
- ⁸ O. Lemcke, "Implementation of temperature in micromagnetic simulations" (2002).
- ⁹ J. Cao, Z. Li, Q. Li, L. Chen, M. Zhang, C. Wu, C. Wang, and Z. Wang, "A 30-dB 116-GHz low noise IF amplifier in 90-nm CMOS," *Journal of Semiconductors* **34**, 085010 (2013).
- ¹⁰ C.-S. Lin, P.-S. Wu, and H.-Y. Chang, "A 9-50-GHz Gilbert-cell down-conversion mixer in 0.13-nm CMOS technology," **16**, 293–295 (2006).
- ¹¹ N. D. Dalt, C. Kropf, M. Burian, T. Hartig, and H. Eul, "A 10b 10GHz digitally controlled LC oscillator in 65nm CMOS," *IEEE International Solid-State Circuits Conference* **51**, 329–330 (2006).